Check for updates

# A native oxide high- $\kappa$ gate dielectric for two-dimensional electronics

Tianran Li<sup>1,11</sup>, Teng Tu<sup>1,11</sup>, Yuanwei Sun<sup>2</sup>, Huixia Fu<sup>1</sup>, Jia Yu<sup>4</sup>, Lei Xing<sup>5</sup>, Ziang Wang<sup>5</sup>, Huimin Wang<sup>6</sup>, Rundong Jia<sup>6</sup>, Jinxiong Wu<sup>1,7</sup>, Congwei Tan<sup>8</sup>, Yan Liang<sup>1</sup>, Yichi Zhang<sup>1</sup>, Congcong Zhang<sup>1</sup>, Yumin Dai<sup>1</sup>, Chenguang Qiu<sup>9</sup>, Ming Li<sup>6</sup>, Ru Huang<sup>1</sup>, Liying Jiao<sup>5</sup>, Keji Lai<sup>4</sup>, Binghai Yan<sup>3</sup>, Peng Gao<sup>2,10</sup> and Hailin Peng<sup>1</sup>

Silicon-based transistors are approaching their physical limits and thus new high-mobility semiconductors are sought to replace silicon in the microelectronics industry. Both bulk materials (such as silicon-germanium and III-V semiconductors) and low-dimensional nanomaterials (such as one-dimensional carbon nanotubes and two-dimensional transition metal dichalco-genides) have been explored, but, unlike silicon, which uses silicon dioxide (SiO<sub>2</sub>) as its gate dielectric, these materials suffer from the absence of a high-quality native oxide as a dielectric counterpart. This can lead to compatibility problems in practical devices. Here, we show that an atomically thin gate dielectric of bismuth selenite ( $Bi_2SeO_5$ ) can be conformally formed via layer-by-layer oxidization of an underlying high-mobility two-dimensional semiconductor,  $Bi_2O_2Se$ . Using this native oxide dielectric, high-performance  $Bi_2O_2Se$  field-effect transistors can be created, as well as inverter circuits that exhibit a large voltage gain (as high as 150). The high dielectric constant (-21) of  $Bi_2SeO_5$  allows its equivalent oxide thickness to be reduced to 0.9 nm while maintaining a gate leakage lower than thermal SiO<sub>2</sub>. The  $Bi_2SeO_5$  can also be selectively etched away by a wet chemical method that leaves the mobility of the underlying  $Bi_2O_2Se$  semiconductor almost unchanged.

Since the invention of integrated circuits in the late  $1950s^1$ , silicon has been the dominant semiconductor for microelectronics. In addition to its moderate bandgap, excellent chemical stability and abundance in the lithosphere, silicon benefits from having a native oxide—silicon dioxide (SiO<sub>2</sub>). Highly dense and uniform layers of SiO<sub>2</sub>, obtained from thermal oxidation of silicon, can serve as a hard mask to protect silicon wafers from contamination and also as the gate dielectric in silicon field-effect transistors (FETs) because of its insulating properties and the excellent interface quality between silicon and SiO<sub>2</sub> (refs. <sup>2,3</sup>). Selective etching of SiO<sub>2</sub> over silicon further allows the microfabrication of complicated integrated circuits<sup>4</sup>.

However, silicon-based FETs face various challenges at sub-10-nm nodes, the most prominent of which are reduced mobility and increased short-channel effects<sup>5</sup>. It is thus desirable to develop high-mobility semiconductors to replace silicon as devices are further scaled in line with Moore's law. Possible materials for this challenge include SiGe<sup>6</sup>, Ge<sup>7</sup>, III–V semiconductors<sup>8</sup> and two-dimensional (2D) electron gas systems<sup>9</sup> such as LaAlO<sub>3</sub>/SrTiO<sub>3</sub>. High-mobility low-dimensional semiconductors such as 1D carbon nanotubes<sup>10,11</sup>, 2D transition metal dichalcogenides<sup>12</sup>, 2D black phosphorus<sup>13</sup> and 2D InSe<sup>14</sup>, also have potential to extend Moore's law by suppressing short-channel effects due to their atomically thin structures<sup>15–19</sup>. However, none of these materials can challenge the dominance of silicon in microelectronics, partly due to the lack of a stable native oxide that is compatible with the semiconductor<sup>20,21</sup>. Although much effort has been made on the oxides of SiGe<sup>22</sup>, Ge<sup>23</sup>, III–V semiconductors<sup>24</sup>, 2D MoS<sub>2</sub> (ref. <sup>25</sup>), 2D TaS<sub>2</sub> (ref. <sup>26</sup>), 2D HfS<sub>2</sub> (ref. <sup>27</sup>), 2D WSe<sub>2</sub> (ref. <sup>28</sup>), 2D HfSe<sub>2</sub> and ZrSe<sub>2</sub> (ref. <sup>29,30</sup>), the oxides of these materials are generally non-stoichiometric and highly defective at the oxide–semiconductor interface. A semiconductor and its native oxide that rivals the performance of Si/SiO<sub>2</sub> has yet to be found.

In this Article, we show that atomically thin dielectric layers of bismuth selenite (Bi<sub>2</sub>SeO<sub>5</sub>) can be conformally formed through layer-by-layer oxidation of the underlying 2D Bi<sub>2</sub>O<sub>2</sub>Se semiconductor at elevated temperatures, ensuring an atomically sharp and chemically clean interface. Due to its high dielectric constant ( $\varepsilon_r \approx 21$ ), and good band alignment with the semiconductor, the insulating Bi<sub>2</sub>SeO<sub>5</sub> can directly serve as an ideal gate dielectric for Bi<sub>2</sub>O<sub>2</sub>Se FETs. The resulting devices exhibit high apparent field-effect mobilities of >300 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, high current on/off ratios of >10<sup>5</sup>, and low subthreshold swing values of ~75 mV dec<sup>-1</sup> at room temperature. Bi<sub>2</sub>SeO<sub>5</sub> can also be selectively etched away while keeping the underlying Bi<sub>2</sub>O<sub>5</sub>Se nearly unchanged.

### Lattice and band structure of Bi<sub>2</sub>O<sub>2</sub>Se and Bi<sub>2</sub>SeO<sub>5</sub>

As illustrated in Fig. 1a, layered  $Bi_2O_2Se$  is an emerging high-mobility 2D semiconductor<sup>31,32</sup> that is a tetragonal system with  $I_4/mmm$ 

<sup>&</sup>lt;sup>1</sup>Center for Nanochemistry, Beijing Science and Engineering Center for Nanocarbons, Beijing National Laboratory for Molecular Sciences, College of Chemistry and Molecular Engineering, Peking University, Beijing, China. <sup>2</sup>Electron Microscopy Laboratory, School of Physics and International Center for Quantum Materials, Peking University, Beijing, China. <sup>3</sup>Department of Condensed Matter Physics, Weizmann Institute of Science, Rehovot, Israel. <sup>4</sup>Department of Physics, University of Texas at Austin, Austin, TX, USA. <sup>5</sup>Key Laboratory of Organic Optoelectronics and Molecular Engineering of the Ministry of Education, Department of Chemistry, Tsinghua University, Beijing, China. <sup>6</sup>Key Laboratory of Microelectronic Devices and Circuits, Institute of Microelectronics, Peking University, Beijing, China. <sup>7</sup>Tianjin Key Lab for Rare Earth Materials and Applications, Center for Rare Earth and Inorganic Functional Materials, School of Materials Science and Engineering, National Institute for Advanced Materials, Nankai University, Tianjin, China. <sup>8</sup>Academy for Advanced Interdisciplinary Studies, Peking University, Beijing, China. <sup>9</sup>Key Laboratory for the Physics and Chemistry of Nanodevices and Department of Electronics, Peking University, Beijing, China. <sup>10</sup>Collaborative Innovation Centre of Quantum Matter, Beijing, China. <sup>11</sup>These authors contributed equally: Tianran Li, Teng Tu. <sup>12</sup>e-mail: hlpeng@pku.edu.cn

### ARTICLES



**Fig. 1 | Crystal and electronic structures. a**, Crystal structure of layered  $Bi_2O_2Se$  and its native oxide  $Bi_2SeO_5$ . Top: step-by-step oxidation of multilayer  $Bi_2O_2Se$ . **b**, Cross-sectional high-angle annular dark-field image of the  $Bi_2O_2Se/Bi_2SeO_5$  heterostructure, showing an atomically sharp interface. **c**, Energy diagrams showing the band alignment between  $Bi_2O_2Se$  and  $Bi_2SeO_5$ . The band offsets are larger than 1eV for both the CBM and VBM. **d**, Density of states of  $Bi_2O_2Se$  and  $Bi_2SeO_5$  near the gap. The inset illustrates the first Brillouin zone of both materials.

space group (a=b=3.88 Å, c=12.16 Å, Z=2) and is composed of positively charged [Bi<sub>2</sub>O<sub>2</sub>] layers and negatively charged Se layers along the *c* axis. After thermal oxidation at elevated temperatures, more oxygen atoms intercalate into the structure, connecting all Se and Bi atoms into a network to form a dense Bi<sub>2</sub>SeO<sub>5</sub> phase with *Abm2* space group (a=11.42 Å, b=16.24 Å, c=5.49 Å, Z=8). Unlike ordinary metal oxides that constantly suffer from oxygen vacancies and variable valence of metals<sup>20-30</sup>, the oxidation product of Bi<sub>2</sub>O<sub>2</sub>Se is a thermodynamically stable bismuth selenite Bi<sub>2</sub>SeO<sub>5</sub> (Supplementary Fig. 1), where the valence state of bismuth is fixed at +3 and that of selenium at +4. The chemical equation of this reaction process is given by

$$\operatorname{Bi}_2\operatorname{O}_2\operatorname{Se} + 3/2\operatorname{O}_2 = \operatorname{Bi}_2\operatorname{SeO}_5 \tag{1}$$

Bi<sub>2</sub>O<sub>2</sub>Se can be converted gradually into Bi<sub>2</sub>SeO<sub>5</sub> in a layer-by-layer manner, eventually forming a pure Bi<sub>2</sub>SeO<sub>5</sub> phase (for details see Supplementary Figs. 1 and 2). An atomically sharp interface between the top Bi<sub>2</sub>SeO<sub>5</sub> and underlying 2D Bi<sub>2</sub>O<sub>2</sub>Se layers was confirmed by cross-sectional scanning transmission electron microscopy of the heterostructure (Fig. 1b). We also performed ab initio calculations to investigate the band alignment between Bi<sub>2</sub>O<sub>2</sub>Se and Bi<sub>2</sub>SeO<sub>5</sub>. As shown in Fig. 1c, Bi<sub>2</sub>O<sub>2</sub>Se has a narrow indirect bandgap of 1.09 eV (close to ~0.8 eV, as measured by angle-resolved photoemission spectroscopy<sup>32</sup>) with a valence band maximum (VBM) at the X point and conduction band minimum (CBM) at the  $\Gamma$  point, whereas Bi<sub>2</sub>SeO<sub>5</sub> has a much wider bandgap of ~3.9eV with both the CBM and VBM at the Z point. More importantly, the energy band offset between these two materials is 1.7 eV for the CBM and 1.1 eV for the VBM, respectively, which satisfies the criterion for the band offset (>1 eV) for a practical gate dielectric to minimize leakage current. The calculation was further

verified experimentally by ultraviolet photoelectron spectroscopy (Supplementary Fig. 3; for more details of theoretical calculations see Supplementary Figs. 4–6).

### Controlled oxidation and selective etching

To optimize the Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> heterostructure, we systematically investigated the thermal oxidation behaviour of 2D Bi<sub>2</sub>O<sub>2</sub>Se crystals synthesized by chemical vapour deposition on mica substrates. We used optical microscopy to monitor the morphological evolution of the Bi<sub>2</sub>O<sub>2</sub>Se nanoplates under thermal treatment in air (Supplementary Fig. 2). The Bi<sub>2</sub>O<sub>2</sub>Se nanoplates are shown to undergo significant changes in transparency while maintaining their shape, indicating an enlarged bandgap. Atomic force microcopy (AFM) showed that the surfaces of Bi<sub>2</sub>O<sub>2</sub>Se after thermal oxidation remain atomically smooth, with an expected height expansion. As seen in Fig. 2a, by carefully adjusting the oxidation temperature in the range of 370–400 °C, the thickness of a four-layer Bi<sub>2</sub>O<sub>2</sub>Se nanoplate shows a linear relationship with respect to the oxidation time in the first 20 min. Notably, the sample thickness increases by ~0.2 nm per layer until all four layers of Bi<sub>2</sub>O<sub>2</sub>Se are converted to Bi<sub>2</sub>SeO<sub>5</sub>, beyond which the sample thickness is saturated. Based on the unit cell volume and coordination number Z, an increase of 0.24 nm in thickness is expected along the c axis when one layer of Bi<sub>2</sub>O<sub>2</sub>Se (thickness of 0.61 nm) is converted into  $Bi_2SeO_5$  (Fig. 2a, insets), consistent with our experimental observations. At higher temperatures, the oxidation process is significantly accelerated so that thicker oxide layers can also be achieved (Supplementary Fig. 7). It is worth noting that, despite its reactivity at elevated temperatures, Bi<sub>2</sub>O<sub>2</sub>Se is stable under ambient conditions (Supplementary Figs. 8 and 9).

In the modern semiconductor industry, selective etching of  $SiO_2$  plays a key role in the creation of very-large-scale integrated circuits.  $Bi_2SeO_5$  can also be selectively etched over  $Bi_2O_2Se$  by using diluted



**Fig. 2 | Controlled oxidation of Bi**<sub>2</sub>**O**<sub>2</sub>**Se layers and facile etching of Bi**<sub>2</sub>**SeO**<sub>5</sub>. **a**, Time-dependent oxidation of Bi<sub>2</sub>O<sub>2</sub>Se, showing a linear relationship between the sample thickness and oxidation time. After 20 min, the 2D Bi<sub>2</sub>O<sub>2</sub>Se nanoplate is completely converted into Bi<sub>2</sub>SeO<sub>5</sub>. Inset images above the red line: optical microscopy images of the pristine Bi<sub>2</sub>O<sub>2</sub>Se nanoplates (bottom), after 10 min oxidation (middle) and after 20 min oxidation (top). Scale bars, 10 µm. Inset images below the red line: layer-by-layer oxidation model of four-layer Bi<sub>2</sub>O<sub>2</sub>Se nanoplate obtained after oxidation and etching (right). and a 1-UC Bi<sub>2</sub>O<sub>2</sub>Se nanoplate obtained after oxidation and etching (right). **c**, Height and surface roughness measurements of a pristine Bi<sub>2</sub>O<sub>2</sub>Se nanoplate (red), Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> after oxidation (green) and the thinned Bi<sub>2</sub>O<sub>2</sub>Se nanoplate after etching of the top Bi<sub>2</sub>SeO<sub>5</sub> (blue). Standard deviations within the colour-coded areas in the corresponding AFM images (left), taken as a measure of surface roughness, are -1.0 (pristine), ~1.3 (oxidized) and ~1.6 Å (etched). Scale bars, 5 µm. **d**, Scanning electron microscopy (SEM) image of a complex Bi<sub>2</sub>SeO<sub>5</sub> pattern after selective-area etching. A high spatial resolution of ~1 µm can be deduced from the thinnest bamboo branches in the etched pattern.

HF acid (0.2%). The selectivity of HF etching is estimated to be greater than 100 (Supplementary Fig. 10), which is satisfactory when compared with the wet etching of SiO<sub>2</sub>. For example, a 3-unit-cell (3-UC) Bi<sub>2</sub>O<sub>2</sub>Se nanoplate can be reduced to a single unit cell after oxidation and HF etching (Fig. 2b). More importantly, as illustrated in Fig. 2c (see Supplementary Fig. 11 for details), the surface of 2D Bi<sub>2</sub>O<sub>2</sub>Se nanoplates remains ultra-smooth, even after thermal oxidation (standard deviation of roughness  $R_a \approx 1.3$  Å) and subsequent etching ( $R_a \approx 1.6$  Å), showing only a slight increase of surface roughness compared with the pristine Bi<sub>2</sub>O<sub>2</sub>Se ( $R_a \approx 1.0$  Å). Using selective etching and standard electron-beam lithography, complicated patterns (such as a giant panda) can be fabricated (Fig. 2d). The spatial resolution of this pattern (~1 µm) is superior to that of wet etching of SiO<sub>2</sub> (ref. <sup>4</sup>).

### **Dielectric properties**

To evaluate the potential of  $Bi_2SeO_5$  as a gate dielectric, we measured the dielectric properties of  $Bi_2SeO_5$  thin films thermally oxidized from  $Bi_2O_2Se$  grown on Nb-doped SrTiO<sub>3</sub> substrates. The device configuration for capacitance–voltage (*C*–*V*) measurements is shown in Fig. 3a and Supplementary Fig. 12, where ~20-nm-thick  $Bi_2SeO_5$  film is sandwiched between the top Au electrode and the conductive Nb-SrTiO<sub>3</sub> substrate. The relative permittivity of  $Bi_2SeO_5$  is calculated by

$$C = A\varepsilon_0 \varepsilon_{\rm r}/d \tag{2}$$

where *C* is the measured capacitance,  $\varepsilon_0$  is the vacuum permittivity,  $\varepsilon_r$  is the relative permittivity, *A* is the area of the Au electrode

and d is the thickness of the Bi<sub>2</sub>SeO<sub>5</sub>. Figure 3a shows that, for a d.c. bias ranging from -2.5 V to 2.5 V,  $\varepsilon_r$  stays at  $\sim 21$  with no discernible fluctuations, indicating that  $Bi_2SeO_5$  is a stable high- $\kappa$ dielectric (ĸ, dielectric constant). Temperature-dependent measurements show that  $Bi_2SeO_5$  retains its high- $\kappa$  nature from 80 to 330K (Fig. 3b), with little variation near room temperature (280-330K). For oxide thickness below 20 nm, the C-V measurements based on metal-insulator-metal structures become difficult due to the relatively large leakage current at high biases. To this end, we performed quantitative microwave impedance microscopy (MIM)33 to determine the thickness-dependent dielectric constant of Bi<sub>2</sub>SeO<sub>5</sub> at ~3 GHz. As shown in Fig. 3c (see Supplementary Fig. 13 for details), the microwave permittivity of Bi<sub>2</sub>SeO<sub>5</sub> stays at around 21 and only decreases slightly for thicknesses below 5 nm, which corresponds to an equivalent oxide thickness (EOT) as small as 0.9 nm. The persistence of high  $\kappa$  into the microwave regime and ultrathin limit is compelling for high-speed electronic applications and will continue to be explored in our future work.

Another important factor for evaluation of a gate dielectric is the leakage current, which contributes to the static power consumption of an integrated circuit and should be kept below a certain level. For the device in Fig. 3a, the measured leakage current of  $Bi_2SeO_5$  is lower than  $1 \times 10^{-7}$  A cm<sup>-2</sup> under an external field strength of 1 MV cm<sup>-1</sup> (Fig. 3d), which meets the criteria for most demanding dynamic random access memory applications<sup>2</sup>. For an external field as high as 2 MV cm<sup>-1</sup>, the leakage current of  $Bi_2SeO_5$  is still several orders of magnitude smaller than the low-power limit and standard



**Fig. 3 | Electrical properties of Bi<sub>2</sub>SeO<sub>5</sub>. a**, Bias-dependent dielectric constant calculated from C-V curves of a Bi<sub>2</sub>SeO<sub>5</sub> metal-insulator-metal device at three different frequencies. The insets show the layer structure and an optical image of the device. Scale bar, 200  $\mu$ m. **b**, Temperature-dependent dielectric constant of Bi<sub>2</sub>SeO<sub>5</sub> measured at three different frequencies. **c**, Thickness-dependent dielectric constant of Bi<sub>2</sub>SeO<sub>5</sub> at 2.86 GHz measured by MIM. The permittivity of the mica substrate is indicated in the plot. The dielectric constant value of the 20-nm sample in **a**, measured at 100 kHz by the *C-V* method, is included as a black data point for comparison. **d**, Leakage current as a function of the electric field strength of the Bi<sub>2</sub>SeO<sub>5</sub> device in **a**. Horizontal red lines mark the limits of leakage current for various types of integrated circuit. DRAM, dynamic random access memory.

complementary metal-oxide-semiconductor gate limit. This gate leakage of  $Bi_2SeO_5$  is comparable to that of thermal  $SiO_2$  with the same EOT of ~3.6 nm.

### FETs and inverter circuits

The exquisite electrical properties of Bi<sub>2</sub>SeO<sub>5</sub> and its compatibility with microprocessing facilitate the fabrication of top-gated Bi<sub>2</sub>O<sub>2</sub>Se FETs with its native oxide as the gate dielectric (Fig. 4a and Supplementary Fig. 14). Here, Fe/Au were used for the source and drain electrodes to form ohmic contacts to the 2D Bi<sub>2</sub>O<sub>2</sub>Se. For gate electrodes, we used Pd/Au to match the work function between Pd (5.1 eV) and  $Bi_2O_2Se$  (~5.1 eV). As shown in Fig. 4b, the output characteristics of a Bi<sub>2</sub>O<sub>2</sub>Se FET with ~20-nm-thick Bi<sub>2</sub>SeO<sub>5</sub> native gate dielectric (EOT  $\approx$  3.6 nm) exhibit typical n-type behaviour with a linear  $I_{ds}$ - $V_{ds}$  at low bias and saturation at high bias, indicative of negligible Schottky barriers at the source and drain metal contacts. Room-temperature transfer curves at different  $V_{ds}$  show a steep rise of drain current with a subthreshold slope of ~75 mV dec<sup>-1</sup> (Supplementary Fig. 15), approaching the thermal limit of ~60 mV dec<sup>-1</sup> at 300 K. Compared with devices with HfO<sub>2</sub> as the top gate, Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> FETs exhibit much weaker hysteresis between forward and reverse gate sweeps in transfer curves (Supplementary Fig. 16), signifying the presence of a clean semiconductor-oxide interface. Meanwhile, the  $I_{on}/I_{off}$  of this device (>10<sup>5</sup>) meets the standard for practical logic circuits (104) with no obvious drift in the threshold voltage. The maximum apparent field-effect mobility in our Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> FETs is over 300 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> while maintaining a moderate threshold voltage of approximately -1 V (Supplementary Fig. 17). To accurately demonstrate the intrinsic

mobility of  $Bi_2O_2Se$  with native gate oxide  $Bi_2SeO_5$ , Hall-effect measurements will be required in the future.

Taking advantage of the facile patterning technique, we are able to fabricate simple logic circuits based on  $Bi_2O_2Se/Bi_2SeO_5$  FETs (Supplementary Fig. 18). Figure 4d illustrates the most essential NOT gate (also known as an inverter), which operates between 0 V (logic state 0) and 1 V (logic state 1) with a voltage gain as high as 150. To our knowledge, this large voltage gain exceeds previously reported devices based on 2D and other nanostructured semiconductors<sup>34,35</sup>.

To demonstrate the scaling potential of Bi<sub>2</sub>SeO<sub>5</sub> as gate dielectrics, we fabricated top-gated Bi<sub>2</sub>O<sub>2</sub>Se FETs with ~5 nm Bi<sub>2</sub>SeO<sub>5</sub> as the native gate oxide (EOT  $\approx 0.9$  nm), showing  $I_{on}/I_{off} \approx 10^5$ , an apparent field-effect mobility of ~250 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, a subthreshold swing of less than 75 mV dec<sup>-1</sup> and a breakdown voltage larger than 8 V (Supplementary Fig. 19). Other FETs with thinner gate dielectrics (EOT < 0.9 nm) and logic gates or even integrated circuits may also be fabricated by using a similar protocol in the future.

### Conclusions

We have reported the fabrication of FET devices in which an atomically thin high-mobility semiconductor channel material ( $Bi_2O_2Se$ ) is integrated with a native oxide high- $\kappa$  gate dielectric ( $Bi_2SeO_5$ ). Our approach can create an atomically sharp and chemically clean semiconductor-oxide interface, as illustrated by the low hysteresis of the devices. The high dielectric constant and robustness of  $Bi_2SeO_5$  also offers considerable scaling potential, down to an EOT of 0.9 nm. This material system, which supports selective etching and scalable patterning, provides an opportunity to adapt existing silicon-based semiconductor technology to high-mobility 2D materials.

## ARTICLES



**Fig. 4 | Top-gated Bi**<sub>2</sub>**O**<sub>2</sub>**Se/Bi**<sub>2</sub>**SeO**<sub>5</sub> **FETs and inverter circuit. a**, A 3D illustration of a Bi<sub>2</sub>**O**<sub>2</sub>Se FET with Bi<sub>2</sub>SeO<sub>5</sub> as the gate dielectric. **b**, Output characteristics of a Bi<sub>2</sub>**O**<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> **FET**. Inset: optical microscopy image of the device. Scale bar, 20  $\mu$ m. **c**, *I*<sub>ds</sub>-*V*<sub>g</sub> curves (transfer curves) of the FET, showing *I*<sub>on</sub>/*I*<sub>off</sub> > 10<sup>5</sup> and no appreciable drift in the threshold voltage. The extracted field-effect mobility of this device is 324 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>. **d**, Voltage transfer characteristic (VTC) of an inverter, showing the output voltage as a function of input voltage (red) and its first derivative or the voltage gain (blue). The voltage gain of ~150 signifies large loading capacities for integrated circuits. Left inset: SEM image of a NOT gate composed of two Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> FETs. Upper right inset: VTC (red line) and its mirrored curve (blue line). Lower right inset: equivalent circuit of the inverter. The shaded 'eyes' represent the noise margin of the inverter.

### Methods

Synthesis of Bi<sub>2</sub>O<sub>2</sub>Se and Bi<sub>2</sub>SeO<sub>5</sub> crystals. 2D Bi<sub>2</sub>O<sub>2</sub>Se crystals were synthesized using a procedure similar to that described in refs. <sup>31,6</sup>, Bi<sub>2</sub>O<sub>3</sub> powder (Alfa Aesar, 5 N) and Bi<sub>2</sub>Se<sub>3</sub> pieces (Alfa Aesar, 5 N) were placed separately in the hot zone centre and upstream area of a horizontal tube furnace and a 40-mm-diameter quartz tube. Freshly cleaved fluorophlogopite mica or strontium titanate (STO) was placed in the downstream area as the growth substrate. Argon or an argon-oxygen mixture (100 ppm oxygen) was used as the carrier gas to transport the vapour precursors to the cold region. Typical growth conditions were as follows. The source temperature was 600–620 °C and the substrate growth temperature was 480–550 °C. The system pressure was in the range of 100–1,000 torr and the carrier gas flow rate was 160–230 s.c.c.m. for argon and ~10–35 s.c.c.m. for the argon-oxygen mixture (100 ppm oxygen). The growth time ranged from 20 to 30 min. Bi<sub>2</sub>SeO<sub>5</sub> was obtained by treating as-grown 2D Bi<sub>2</sub>O<sub>2</sub>se crystals under an oxidation temperature of 370–400°C in air.

As-grown 2D Bi<sub>2</sub>O<sub>2</sub>Se and Bi<sub>2</sub>SeO<sub>5</sub> oxides were examined by optical microscopy (Olympus DX51 microscope), AFM (Bruker Dimension Icon with Nanoscope V controller) and X-ray diffraction (Rigaku D/Max-2000 diffractometer, Cu Kα radiation ( $\lambda$  = 0.15406 nm) at 40 kV and 100 mA).

Ab initio calculations. To resolve the band structure, we first performed ab initio calculations for Bi<sub>2</sub>O<sub>2</sub>Se and Bi<sub>2</sub>SeO<sub>5</sub>. Density functional theory calculations within the generalized gradient approximation (GGA) were performed using the Vienna ab initio simulation package with core electrons represented by the projector-augmented-wave potential<sup>37</sup>. Plane waves with a kinetic energy cutoff of 400 eV were used as the basis set. A *k*-point grid of  $3 \times 10 \times 5$  was used for Brillouin zone sampling. Geometry optimization was carried out until the residual force on each atom was less than 0.01 eV Å<sup>-1</sup>. In addition, the Heyd–Scuseria–Ernzerhof (HSE) hybrid functional<sup>38,59</sup> (HSE06) was used for calculating the bandgaps. GGA gave an indirect bandgap of 0.45 eV for Bi<sub>2</sub>O<sub>2</sub>Se and a direct bandgap of 2.83 eV for Bi<sub>2</sub>SeO<sub>5</sub>, while HSE06 gave an indirect bandgap of 1.09 eV for Bi<sub>2</sub>O<sub>2</sub>Se and a direct

bandgap of 3.90 eV for Bi<sub>2</sub>SeO<sub>5</sub>. We applied scissor corrections of 0.64 and 1.07 eV for Bi<sub>2</sub>O<sub>2</sub>Se and Bi<sub>2</sub>SeO<sub>5</sub>, respectively, to the corresponding GGA band structures according to the HSE06 gaps in Fig. 1c.

Metal-insulator-metal device fabrication and electrical measurements. The metal-insulator-metal capacitor shown in Fig. 3a was fabricated as follows. A continuous  $Bi_2O_2Se$  thin film grown on Nb-doped strontium titanate (Nb-STO) was fully oxidized into  $Bi_2SeO_5$ . Electron-beam lithography (EBL) was then used to write Pd/Au top electrodes (5/60 nm). Note that two layers of photoresist (conductive protective coating SX AR-PC-5000 and poly(methyl methacrylate) (PMMA)) were used to prevent charge accumulation on the insulating mica substrate during EBL.

Capacitance–voltage measurements were carried out on a semiconductor analyser (Keithley, SCS-4200) combined with a home-made cryogenic probe station covering the temperature range from 80 K to 330 K.

MIM measurements. The MIM experiment in Fig. 3c was carried out on a commercial AFM platform (Park AFM XE-70)<sup>31</sup>. For quantitative measurements, we used a tuning-fork-based probe<sup>40</sup> to simultaneously obtain the topography and microwave images (Supplementary Fig. 13). The demodulated MIM signals were then compared to the finite-element analysis (FEA) results to extract the dielectric constant at ~3 GHz.

Logic device fabrication and electrical transport measurements. Top-gate FETs were fabricated directly on as-grown nanoplates on an insulating mica substrate. Alignment marker arrays were first predefined onto the mica with standard photolithography techniques. These samples were then oxidized in a tube furnace to form a  $Bi_2O_2Se/Bi_2SeO_5$  heterojunction. After that, the EBL process was used to create a PMMA mask that exposed the source/drain region of the FET devices. After 20 s of treatment with 0.2% HF solution, the top layer of  $Bi_2SeO_5$  at

# ARTICLES

the source/drain region was removed. A second standard EBL process was then performed to deposit Pd/Au gate electrodes (5/60 nm). To finish the FET device fabrication, a third EBL process was subsequently carried out to deposit Fe/Au as the source and drain electrodes (5/60 nm).

The fabrication of inverter circuits was largely the same as the fabrication of the FET devices. To obtain the two identical FETs required for inverters, a single Bi<sub>2</sub>O<sub>2</sub>Se nanoplate was etched into two identical parts, using EBL-patterned PMMA as the mask and H<sub>2</sub>SO<sub>4</sub>/H<sub>2</sub>O<sub>2</sub> solution as the etchant (10% H<sub>2</sub>SO<sub>4</sub> + 10% H<sub>2</sub>O<sub>2</sub>)<sup>41</sup>. The subsequent oxidation and electrode deposition processes were the same as for the FET device fabrication.

Electrical measurements of the top-gated FETs were carried out on a semiconductor analyser (Keithley, SCS-4200) combined with a micromanipulator 6200 probe station at room temperature under ambient conditions.

### Data availability

The data that support the plots within this paper and other findings of this study are available from the corresponding author upon reasonable request.

Received: 8 October 2019; Accepted: 22 June 2020; Published online: 27 July 2020

#### References

- 1. Kilby, J. S. Invention of the integrated circuit. *IEEE Trans. Electron. Dev.* 23, 648–654 (1976).
- Kingon, A. I., Maria, J. P. & Streiffer, S. K. Alternative dielectrics to silicon dioxide for memory and logic devices. *Nature* 406, 1032–1038 (2000).
- 3. Muller, D. A. et al. The electronic structure at the atomic scale of ultrathin gate oxides. *Nature* **399**, 758–761 (1999).
- Van Zant, P. Microchip Fabrication: A Practical Guide to Semiconductor Processing 4th edn, 100–121 (McGraw Hill, 2000).
- Ferain, I., Colinge, C. A. & Colinge, J. P. Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors. *Nature* 479, 310–316 (2011).
- Aberg, I., Chleirigh, C. N., Olubuyide, O. O., Duan, X. & Hoyt, J. L. High electron and hole mobility enhancements in thin-body strained Si/Strained SiGe/strained Si heterostructures on insulator. In *Technical Digest of the IEEE International Electron Devices Meeting 2004* 173–176 (IEEE, 2004).
- Xiang, J. et al. Ge/Si nanowire heterostructures as high-performance field-effect transistors. *Nature* 441, 489–493 (2006).
- Passlack, M. et al. High mobility III-V MOSFETs for RF and digital applications. In *Proceedings of the International Electron Devices Meeting* 2007 621-624 (IEEE, 2007).
- Ohtomo, A. & Hwang, H. Y. A high-mobility electron gas at the LaAlO<sub>3</sub>/ SrTiO<sub>3</sub> heterointerface. *Nature* 427, 423–426 (2004).
- Qiu, C. G. et al. Scaling carbon nanotube complementary transistors to 5-nm gate lengths. *Science* 355, 271–276 (2017).
- 11. Shulaker, M. M. et al. Carbon nanotube computer. Nature 501, 526-530 (2013).
- 12. Desai, S. B. et al. MoS<sub>2</sub> transistors with 1-nanometer gate lengths. *Science* **354**, 99–102 (2016).
- Li, L. K. et al. Black phosphorus field-effect transistors. Nat. Nanotechnol. 9, 372–377 (2014).
- Bandurin, D. A. et al. High electron mobility, quantum Hall effect and anomalous optical response in atomically thin InSe. *Nat. Nanotechnol.* 12, 223–227 (2017).
- 15. Novoselov, K. S. et al. A roadmap for graphene. Nature 490, 192-200 (2012).
- Chhowalla, M., Jena, D. & Zhang, H. Two-dimensional semiconductors for transistors. *Nat. Rev. Mater.* 1, 16052 (2016).
- 17. Franklin, A. D. Nanomaterials in transistors: from high-performance to thin-film applications. *Science* **349**, aab2750 (2015).
- Li, M. Y., Su, S. K., Wong, H. S. P. & Li, L. J. How 2D semiconductors could extend Moore's law. *Nature* 567, 169–170 (2019).
- Liu, Y., Duan, X. D., Huang, Y. & Duan, X. F. Two-dimensional transistors beyond graphene and TMDCs. *Chem. Soc. Rev.* 47, 6388–6409 (2018).
- Zhao, H. et al. Effects of gate-first and gate-last process on interface quality of In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor capacitors using atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> oxides. *Appl. Phys. Lett.* **95**, 253501 (2009).
- Gutowski, M. et al. Thermodynamic stability of high-κ dielectric metal oxides ZrO<sub>2</sub> and HfO<sub>2</sub> in contact with Si and SiO<sub>2</sub>. *Appl. Phys. Lett.* **80**, 1897–1899 (2002).
- Maiti, C. K., Samanta, S. K., Chatterjee, S., Dalapati, G. K. & Bera, L. K. Gate dielectrics on strained Si/SiGe heterolayers. *Solid State Electron.* 48, 1369–1389 (2004).
- Toriumi, A. et al. Opportunities and challenges for Ge CMOS—control of interfacing field on Ge is a key. *Microelectron. Eng.* 86, 1571–1576 (2009).
- Hussey, R. J. et al. Thermal oxidation of III-V materials and heterostructures. J. Electrochem. Soc. 149, G581-G584 (2002).

- 25. Zhu, H. et al. Remote plasma oxidation and atomic layer etching of MoS<sub>2</sub>. ACS Appl. Mater. Interfaces **8**, 19119–19126 (2016).
- Chamlagain, B. et al. Thermally oxidized 2D TaS<sub>2</sub> as a high-k gate dielectric for MoS, field-effect transistors. 2D Mater. 4, 031002 (2017).
- Lai, S. et al. HfO<sub>2</sub>/HfSe<sub>2</sub> hybrid heterostructure fabricated via controllable chemical conversion of two-dimensional HfS<sub>2</sub>. *Nanoscale* 10, 18758–18766 (2018).
- Yamamoto, M. et al. Self-limiting layer-by-layer oxidation of atomically thin WSe<sub>2</sub>. Nano Lett. 15, 2067–2073 (2015).
- Mleczko, M. J. et al. HfSe<sub>2</sub> and ZrSe<sub>2</sub>: two-dimensional semiconductors with native high-κ oxides. Sci. Adv. 3, e1700481 (2017).
- Peimyoo, N. et al. Laser-writable high-κ dielectric for van der Waals nanoelectronics. Sci. Adv. 5, eaau0906 (2019).
- Wu, J. X. et al. High electron mobility and quantum oscillations in non-encapsulated ultrathin semiconducting Bi<sub>2</sub>O<sub>2</sub>Se. *Nat. Nanotechnol.* 12, 530–535 (2017).
- 32. Chen, C. et al. Electronic structures and unusually robust bandgap in an ultrahigh-mobility layered oxide semiconductor, Bi<sub>2</sub>O<sub>2</sub>Se. *Sci. Adv.* **4**, eaat8355 (2018).
- Wu, D. et al. Thickness-dependent dielectric constant of few-layer In<sub>2</sub>Se<sub>3</sub> nanoflakes. *Nano Lett.* 15, 8136–8140 (2015).
- Lin, Z. et al. Solution-processable 2D semiconductors for high-performance large-area electronics. *Nature* 562, 254–258 (2018).
- Chen, B. et al. Highly uniform carbon nanotube field-effect transistors and medium scale integrated circuits. *Nano Lett.* 16, 5120–5128 (2016).
- Tan, C. W. et al. Wafer-scale growth of single-crystal 2D semiconductor on perovskite oxides for high-performance transistors. *Nano Lett.* 19, 2148–2153 (2019).
- Kresse, G. & Hafner, J. Norm-conserving and ultrasoft pseudopotentials for first-row and transition-elements. J. Phys. Condens. Matter 6, 8245–8257 (1994).
- Heyd, J., Scuseria, G. E. & Ernzerhof, M. Hybrid functionals based on a screened Coulomb potential. J. Chem. Phys. 118, 8207–8215 (2003).
- Vydrov, O. A., Heyd, J., Krukau, A. V. & Scuseria, G. E. Importance of short-range versus long-range Hartree–Fock exchange for the performance of hybrid density functionals. J. Chem. Phys. 125, 074106 (2006).
- 40. Wu, X. et al. Quantitative measurements of nanoscale permittivity and conductivity using tuningfork-based microwave impedance microscopy. *Rev. Sci. Instrum.* **89**, 043704 (2018).
- Wu, J. X. et al. Chemical patterning of high-mobility semiconducting 2D Bi<sub>2</sub>O<sub>2</sub>Se crystals for integrated optoelectronic devices. *Adv. Mater.* 29, 1704060 (2017).

### Acknowledgements

We thank G.F. Dong for her help and discussions in measuring dielectric properties. We acknowledge financial support from the National Natural Science Foundation of China (21733001, 21525310, 51672007 and 11974023) and the National Basic Research Program of China (2016YFA0200101). P.G. also acknowledges support from the Key Area R&D Program of Guangdong Province (2018B010109009) and the Key R&D Program of Guangdong Province (2018B030327001). J.Y. and K.L. were supported by the US Department of Energy (DOE), Office of Science, Basic Energy Sciences (award no. DE-SC0019025).

### **Author contributions**

H.P. conceived the original idea for the project. T.T. carried out the synthesis and structural characterizations of the bulk and 2D crystals. The devices were fabricated and measured by T.L., with help from L.X., Z.W., H.W. and R.J. H.F. and B.Y. carried out the theoretical calculations. The scanning transmission electron microscopy measurements were performed by Y.S. under the direction of P.G. MIM was performed by J.Y. under the supervision of K.L. The manuscript was written by H.P., T.L., T.T. and J.W. with input from the other authors. All work was supervised by H.P. All authors contributed to the scientific planning and discussions.

### **Competing interests**

The authors declare no competing interests.

### Additional information

Supplementary information is available for this paper at https://doi.org/10.1038/ s41928-020-0444-6.

Correspondence and requests for materials should be addressed to H.P.

Reprints and permissions information is available at www.nature.com/reprints.

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© The Author(s), under exclusive licence to Springer Nature Limited 2020

### **NATURE ELECTRONICS**